CARE (Compiler Aided Reorder Engine)

    CARE is based on a decentralized approach for high-performance microprocessor architecture design -- a departure from the mainly centralized control paradigm that dominated the traditional microprocessor architecture evolution. Under CARE, a processor is powered by a large number of fine-grain threads (called strands), each enabled by individual events - such as those due to control dependency or data dependencies with unpredictable and/or long dependency or data dependencies with unpredictable and/or long latencies. As a result, the CARE architecture consists of a large grid of small processing cells and their local memories. The CARE architecture design as well as the related issues in strand chaining and synchronization support, togetgher with some experimental results, are published in ISHPC-V (Marquez and Gao 2003).

 

 

 

 

 

 

 

 


© CAPSL 1996-2013. All Rights Reserved.
capslwww@capsl.udel.edu