#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview From Intermediate

Representation to ISA-Specific Instructions

Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# Instruction Selection

### CPEG421/621: Compiler Construction

University of Delaware

March 12, 2012

э

・ロット (雪) (山) (山)

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

Instruction Selection Overview From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

- Tree Pattern-Matching
- Overview
- Rewriting Rules for Pattern-Matching
- Finding a Tilin
- Peephole Optimization
- Control-Flow Operation:
- Physical versus Logical Windows
- Recap

### Back-End Overview



#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selection Overview From Intermediate
- Representation to ISA-Specific Instructions
- Two Methods to Perform Instruction Selection
- Tree Pattern-Matching
- Overview
- Rewriting Rules for Pattern-Matching
- Finding a Tilin
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

Recap

### In the Reference Books

- Dragon Book: Chapter 8, Sections 8.7 (Peephole optimization) and 8.9 (Instruction selection by tree rewriting)
- Engineering a Compiler (Cooper and Torczon): chapter 11, sections 11.4 and 11.5

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

Instruction Selection Overview From Intermediate Representation to

Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

### Overview

Back-End



#### ▲□▶▲圖▶▲≣▶▲≣▶ ≣ のQ@

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

Instruction Selectio Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

### Instruction Selector

- Translates the IR given by the middle-end into ISA-specific instructions.
- Needs to choose between several operation sequences that have the same effect.

### Overview

・ロト ・ 同 ト ・ ヨ ト ・ ヨ ト

Back-End



э

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selectio Overview
- From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

- Tree Pattern-Matching
- Overview
- Rewriting Rules for Pattern-Matching
- Finding a Tiling
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

#### Recap

### Instruction Selector

- Translates the IR given by the middle-end into ISA-specific instructions.
- Needs to choose between several operation sequences that have the same effect.

### Overview

# Back-End Schedule Allocate

### Instruction Scheduler

- Takes assembly code emitted by the instruction selector as input
- Decides in which order instructions should be inserted

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selectio Overview
- From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

- Tree Pattern-Matching
- Overview
- Rewriting Rules for Pattern-Matching
- Finding a Tiling
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

#### Recap

### Instruction Selector

- Translates the IR given by the middle-end into ISA-specific instructions.
- Needs to choose between several operation sequences that have the same effect.

### Overview



### Instruction Scheduler

- Takes assembly code emitted by the instruction selector as input
- Decides in which order instructions should be inserted

### **Register Allocator**

- Takes a scheduled sequence of assembly instructions emitted by the instruction scheduler as input
- Decides which values should be spilled in memory, which should be kept in registers, etc., and when

CPEG421/621

Back-End Overview

#### Instruction Selection

#### Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

### Instruction Selection Overview

- Lowers an IR to a specific ISA
- Quality of instruction selection depends on how detailed is the IR
- Instruction selection has a deep impact on instruction scheduling

・ロット (雪) (山) (山)

#### CPEG421/621

Back-End Overview

### Instruction Selection

#### Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logica Windows

Recap

# A Quick Reminder: Intermediate Representations



а

 $\begin{array}{rcl}t_1&=&2\times c\\t_2&=&b-t_1\\a&=&t_2\end{array}$ 

Table: Three-address code

・ロット (雪) (山) (山)

э

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

#### Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# Desired Qualities in an Instruction Selector

- Attain a certain level of abstraction
- Be fed with a machine description of the target architecture only
- Embed as little machine/target specific details in the selection algorithms themselves as possible

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

#### Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# Desired Qualities in an Instruction Selector

- Attain a certain level of abstraction
- Be fed with a machine description of the target architecture only
- Embed as little machine/target specific details in the selection algorithms themselves as possible

If these features are reasonably fulfilled, then we have a retargetable compiler.

・ロト ・ 同ト ・ ヨト ・ ヨト

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

#### Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# Instruction Selectors in a Nutshell

# An instruction selector is composed of two main components

- 1 A pattern-matching engine
- 2 A set of tables to describe how to transition from the IR to the ISA.

#### CPEG421/621

Back-End Overview

### Instruction Selection

#### Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

### The Devil is in the IR's Details

If the IR has a higher level of abstraction than the targeted ISA, then the instruction selector must embed some additional knowledge about the ISA, which makes it more complex and adds potential special cases only useful to this specific ISA.

On the contrary, if the IR has a lower level of abstraction than the target ISA, then all the needed information is provided at the IR level to the instruction selector.  $\Rightarrow$  No additional knowledge required.

#### CPEG421/621

Back-End Overview

#### Instruction Selection

#### Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

## The Devil is in the IR's Details

If the IR has a higher level of abstraction than the targeted ISA, then the instruction selector must embed some additional knowledge about the ISA, which makes it more complex and adds potential special cases only useful to this specific ISA.

On the contrary, if the IR has a lower level of abstraction than the target ISA, then all the needed information is provided at the IR level to the instruction selector.  $\Rightarrow$  No additional knowledge required.

Question: What kind of information makes an IR "low-level" enough?

・ロト ・ 回 ト ・ ヨ ト ・ ヨ ト … ヨ

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

#### Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# Main Problem of Instruction Selection

Multiple sequences of instructions for a given ISA may yield the same results (w.r.t. correctness).

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

#### Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logica Windows

Recap

# Main Problem of Instruction Selection

Multiple sequences of instructions for a given ISA may yield the same results (w.r.t. correctness).

### Examples

add 
$$r_i, 0 \Rightarrow r_j$$
  
sub  $r_i, 0 \Rightarrow r_j$   
and  $r_i, r_i \Rightarrow r_j$ 

#### CPEG421/621

#### Back-End Overview

### Instruction Selection

#### Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logica Windows

Recap

# Main Problem of Instruction Selection

Multiple sequences of instructions for a given ISA may yield the same results (w.r.t. correctness).

### Examples

add	<i>r</i> <sub>i</sub> , 0	$\Rightarrow$	rj	mov	0	_	r.
suh	$r \in 0$	$\rightarrow$	r.	mov	0	$\Rightarrow$	Τį
Sub	η, σ	$\rightarrow$	<b>'</b> J	xor	ri, ri	$\Rightarrow$	r
and	$r_i, r_i$	$\Rightarrow$	ri		• 1, • 1	,	• 1

#### CPEG421/621

Back-End Overview

### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# Criteria Used for Instruction Selection

- Execution time / speed (emphasis on locality)
- Energy (emphasis of locality even for register reuse!)
- Fault-tolerance (better to recompute some values sometimes)
- Code size (e.g. CISC vs RISC)

・ロット (雪) (山) (山)

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# From Intermediate Representation to ISA-Specific Instructions

Lowering an IR to a given ISA depends on the target:

- Scalar RISC machines are almost a 1:1 match with the IR's operations
- CISC machines coalesce several RISC operations into one instruction

・ロット (雪) (山) (山)

#### CPEG421/621

Back-End Overview

Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# Example: Aggregating Operations Into One CISC Instruction

Initial expression (assuming that A and B are uint64\_t arrays):

 $B[\beta] = A[\alpha] + SomeValue$ 

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching Overview

Rewriting Rules for

Finding a Tilin

Peephole Optimization

Control-Flow Operation

Physical versus Logica Windows

Recap

# Example: Aggregating Operations Into One CISC Instruction

Initial expression (assuming that A and B are uint64\_t arrays):

 $B[\beta] = A[\alpha] + SomeValue$ 

#### Some kind of linear code IR:

add	r₀,@A	$\Rightarrow$	<i>r</i> <sub>1</sub>
add	$r_0, \alpha$	$\Rightarrow$	$r_2$
mul	<i>r</i> <sub>2</sub> ,8	$\Rightarrow$	r <sub>3</sub>
load	r <sub>3</sub>	$\Rightarrow$	<i>r</i> 4
add	<i>r</i> <sub>4</sub> , <i>r</i> <sub>10</sub>	$\Rightarrow$	<i>r</i> <sub>11</sub>
add	r₀,@B	$\Rightarrow$	<b>r</b> 5
add	$r_5, \beta$	$\Rightarrow$	<i>r</i> 6
mul	<i>r</i> <sub>6</sub> ,8	$\Rightarrow$	<b>r</b> 7
store	r <sub>11</sub>	$\Rightarrow$	<b>r</b> 7

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Rewriting Rules for

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logic Windows

Recap

# Example: Aggregating Operations Into One CISC Instruction

Initial expression (assuming that A and B are uint64\_t arrays):

 $B[\beta] = A[\alpha] + SomeValue$ 

Some kind of linear code IR:

add	<i>r</i> ₀,@A	$\Rightarrow$	<i>r</i> <sub>1</sub>
add	$r_0, \alpha$	$\Rightarrow$	$r_2$
mul	<i>r</i> <sub>2</sub> ,8	$\Rightarrow$	r <sub>3</sub>
load	r <sub>3</sub>	$\Rightarrow$	<i>r</i> 4
add	<i>r</i> <sub>4</sub> , <i>r</i> <sub>10</sub>	$\Rightarrow$	r <sub>11</sub>
add	<i>r</i> ₀, @ <i>B</i>	$\Rightarrow$	<b>r</b> 5
add	$r_5, \beta$	$\Rightarrow$	<i>r</i> 6
mul	<i>r</i> <sub>6</sub> ,8	$\Rightarrow$	<b>r</b> 7
store	r <sub>11</sub>	$\Rightarrow$	<b>r</b> 7

A CISC-like aggregation: add  $[@A + \alpha * 8], r_i \Rightarrow [@B + \beta * 8]$ 

・ロット (雪) (山) (山)

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selectic Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# Two Methods to Perform Instruction Selection

• Tree Pattern-Matching

• Peephole Optimization

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

Instruction Selectio Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# The Need for A Good Low-Level IR



#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selectio Overview
- From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

а

b

2

- Overview
- Rewriting Rules for Pattern-Matching
- Finding a Tilin
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

#### Recap

### The Need for A Good Low-Level IR



Figure: a = b - 2 \* c

#### CPEG421/621

Back-End Overview

#### Instruction Selection

- Instruction Selectio Overview
- From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

#### Overview

- Rewriting Rules for Pattern-Matching
- Finding a Tilin
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

#### Recap

# Tree Pattern-Matching (1/3)

- Uses an AST as an input
- Tries to map sub-trees in the AST to operations in the ISA

#### CPEG421/621

#### Back-End Overview

### Instruction Selection

Instruction Selection Overview From Intermediate

Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

#### Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# Tree Pattern-Matching (2/3)

### **Problem Formulation**

Given an AST and a collection of *operation trees*, map the AST to operations.

This is done through the building of a *tiling*.

ヘロト ヘアト ヘビト ヘビト

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

Instruction Selection Overview From Intermediate

Representation to ISA-Specific Instructions

#### Two Methods to Perform Instructior Selection

Tree Pattern-Matching

#### Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# Tree Pattern-Matching (2/3)

### Problem Formulation

Given an AST and a collection of *operation trees*, map the AST to operations.

This is done through the building of a *tiling*.

### **Definition: Tiling**

A tiling is a pair < AST - node, op - tree >, where AST - node is a node in the AST, and op - tree is an operation tree (e.g. a tree representation of an operation such as  $r_i \leftarrow r_j \oplus r_k$ , @mem\_address  $\leftarrow r_i$ , etc.).

・ロト ・ 理 ト ・ ヨ ト ・

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selection Overview
- From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

#### Overview

- Rewriting Rules for Pattern-Matching
- Finding a Tiling
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

#### Recap

# Tree Pattern-Matching (3/3)

- A tiling *implements* an AST node if every operation is implemented and each tile connects with its neighbors.
- A tile < AST node, op tree > connects with its neighbors if the AST – node is covered by a leaf in another op – tree in the tiling (unless the AST – node is the root of the AST).
- If two *AST nodes* overlap, they need to agree on the storage class of the common node.
  - To prevent "node incompatibilities," we use a bottom-up approach (BURS – Bottom-Up Rewriting System).

・ロト ・ 同ト ・ ヨト ・ ヨト

-

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview From Intermediate

Representation to ISA-Specific Instructions

#### Two Methods to Perform Instructior Selection

Tree Pattern-Matching

#### Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

### Example of Tiling



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 三臣 - のへで

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selection Overview
- From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

#### Overview

- Rewriting Rules for Pattern-Matching
- Finding a Tiling
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

#### Recap

## Example of Tiling



#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selection Overview
- From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

#### Overview

- Rewriting Rules for Pattern-Matching
- Finding a Tiling
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

#### Recap

### Example of Tiling



21 / 42

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selection Overview
- From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

#### Overview

- Rewriting Rules for Pattern-Matching
- Finding a Tiling
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

#### Recap

### Example of Tiling



#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selection Overview
- From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

#### Overview

- Rewriting Rules for Pattern-Matching
- Finding a Tiling
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

#### Recap

## Example of Tiling



#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selection Overview
- From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

#### Overview

- Rewriting Rules for Pattern-Matching
- Finding a Tiling
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

#### Recap

### Example of Tiling



#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selectio Overview
- From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

#### Overview

- Rewriting Rules for Pattern-Matching
- Finding a Tiling
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

#### Recap

# Example of Tiling



25 / 42
#### CPEG421/621

Back-End Overview

#### Instruction Selection

- Instruction Selection Overview From Intermediate
- Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

- Tree Pattern-Matching
- Overview

#### Rewriting Rules for Pattern-Matching

- Finding a Tilin
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

#### Recap

### Rewriting Rules for Tree Pattern-Matching

The relationships for tiles (i.e. < AST - node, op - tree > pairs) are encoded as a set of *rewriting rules*. Each rule comprises:

- A production in a tree grammar,
- A code template,
- An associated cost.

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selection Overview From Intermediate Representation to
- ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

- Tree Pattern-Matching
- Overview

#### Rewriting Rules for Pattern-Matching

- Finding a Tiling
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows
- Recap

### Example of Rewriting Rules Table

	Production	Cost	Code Template
1	$Goal \rightarrow Assign$	0	
2	Assign $\rightarrow \leftarrow (Reg_1, Reg_2)$	1	store $r_2 \Rightarrow r_1$
3	Assign $\rightarrow \leftarrow (+(Reg_1, Reg_2), Reg_3)$	1	storeAO $r_3 \Rightarrow r_1, r_2$
4	Assign $\rightarrow \leftarrow (+(Reg_1, Num_2), Reg_3)$	1	storeAl $r_3 \Rightarrow r_1, n_2$
5	Assign $\rightarrow \leftarrow (+(Num_1, Reg_2), Reg_3)$	1	storeAl $r_3 \Rightarrow n_1, r_2$
6	$\text{Reg} \rightarrow Lab_1$	1	loadl $l_1 \Rightarrow r_{new}$
7	$\text{Reg} \rightarrow Val_1$	0	
8	$\text{Reg} \rightarrow Num_1$	1	loadl $n_1 \Rightarrow r_{new}$
9	$\text{Reg} \rightarrow \blacklozenge(\text{Reg}_1)$	1	load $r_1 \Rightarrow r_{new}$
10	$\text{Reg} \rightarrow \phi(+(\text{Reg}_1, \text{Reg}_2))$	1	loadAO $r_1, r_2 \Rightarrow r_{new}$
11	$\text{Reg} \rightarrow \blacklozenge(+(\text{Reg}_1, \text{Num}_2))$	1	loadAl $r_1, n_2 \Rightarrow r_{new}$
12	$\text{Reg} \rightarrow \blacklozenge(+(Num_1, Reg_2))$	1	loadAl $r_2, n_1 \Rightarrow r_{new}$
13	$\text{Reg} \rightarrow \blacklozenge(+(\text{Reg}_1, \text{Lab}_2))$	1	loadAl $r_1, l_2 \Rightarrow r_{new}$
14	$\text{Reg} \rightarrow \blacklozenge(+(Lab_1, Reg_2))$	1	loadAl $r_2, l_1 \Rightarrow r_{new}$
15	$Reg \to +(Reg_1, Reg_2)$	1	add $r_1, r_2 \Rightarrow r_{new}$
16	$\text{Reg} \rightarrow +(\text{Reg}_1, \text{Num}_2)$	1	addl $r_1, n_2 \Rightarrow r_{new}$
17	$\text{Reg} \rightarrow +(Num_1, Reg_2)$	1	addl $r_2, n_1 \Rightarrow r_{new}$
18	$\text{Reg} \rightarrow +(\text{Reg}_1, \text{Lab}_2)$	1	addl $r_1, l_2 \Rightarrow r_{new}$
19	$Reg \to +(\mathit{Lab}_1, \mathit{Reg}_2)$	1	addl $r_2, l_2 \Rightarrow r_{new}$
20	$\text{Reg} \rightarrow -(\text{Reg}_1, \text{Reg}_2)$	1	sub $r_2, r_2 \Rightarrow r_{new}$
21	$\text{Reg} \rightarrow -(\text{Reg}_1, \text{Num}_2)$	1	subl $r_1, n_2 \Rightarrow r_{new}$
22	$\text{Reg} \rightarrow -(Num_1, Reg_2)$	1	subl $r_2, n_1 \Rightarrow r_{new}$
20	$\text{Reg} \rightarrow \times (\text{Reg}_1, \text{Reg}_2)$	1	mul $r_2, r_2 \Rightarrow r_{new}$
21	$\text{Reg} \rightarrow \times (\text{Reg}_1, \text{Num}_2)$	1	mull $r_1, n_2 \Rightarrow r_{new}$
22	$\text{Reg} \rightarrow \times (Num_1, Reg_2)$	1	mull $r_2, n_1 \Rightarrow r_{new}$

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 - のへで

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selection Overview
- From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

- Tree Pattern-Matching
- Overview
- Rewriting Rules for Pattern-Matching

#### Finding a Tiling

- Peephole Optimization Control-Flow Operations
- Windows

#### Recap

## Finding a Tiling

・ロット (雪) (山) (山)

# Initial assumptions: no more than two operands per operation; only one operation on the right-hand side (RHS). INSERT ALGORITHM FROM 11.8

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selectio Overview

From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

Peephole Optimization Control-Flow Operations

Physical versus Logica Windows

Recap

## Finding Low-Cost Matches

We take advantage of the post-order/bottom-up traversal:

- Locally choose the best cost match
- Resolve conflicts on overlapping tiles
- When going up the tree, "simply" add the resulting cost to the global cost.

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

Instruction Selection Overview

Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules fo Pattern-Matching

Finding a Tilin

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## **Peephole Optimization**

Initially, peephole optimization was an ASM  $\rightarrow$  ASM transformation, using an exhaustive search on a set of limited hand-coded patterns. Today's ISAs are too complex to continue like this.

### **Problem Formulation**

Given a sequence of instructions, determine an instruction window which will examine a sub-sequence of such instructions and try to determine their relationships.

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

- Instruction Selection Overview
- From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

- Tree Pattern-Matching
- Overview
- Rewriting Rules fo Pattern-Matching
- Finding a Tilin

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Peephole Optimization

Initially, peephole optimization was an ASM  $\rightarrow$  ASM transformation, using an exhaustive search on a set of limited hand-coded patterns. Today's ISAs are too complex to continue like this.

### **Problem Formulation**

Given a sequence of instructions, determine an instruction window which will examine a sub-sequence of such instructions and try to determine their relationships. The Three Steps of Peephole Optimization

- Expand
- 2 Simplify

・ロット 御マ キョット きょう

3 Match

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

Instruction Selection Overview

Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules fo Pattern-Matching

Finding a Tilin

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Peephole Optimization

Initially, peephole optimization was an ASM  $\rightarrow$  ASM transformation, using an exhaustive search on a set of limited hand-coded patterns. Today's ISAs are too complex to continue like this.

### **Problem Formulation**

Given a sequence of instructions, determine an instruction window which will examine a sub-sequence of such instructions and try to determine their relationships. The Three Steps of Peephole Optimization

- Expand
- 2 Simplify
- 3 Match

・ロット (雪) (山) (山)

Nowadays, peephole optimization tends to follow this pipeline: IR  $\Rightarrow$  Expansion  $\Rightarrow$  LLIR  $\Rightarrow$  Simplification  $\Rightarrow$  LLIR  $\Rightarrow$  Matching  $\Rightarrow$  ASM

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selectio Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

### Expansion

- Infinite number of registers
- Don't care about redundant operations
- Don't care about constants, etc.

## Examples for Peephole Stages

#### CPEG421/621

Back-End Overview

#### Instruction Selection

- Instruction Selectio Overview
- From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

- Tree Pattern-Matching
- Overview
- Rewriting Rules for Pattern-Matching
- Finding a Tiling

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

### Expansion

- Infinite number of registers
- Don't care about redundant operations
- Don't care about constants, etc.

### Simplify

Examples for Peephole

Withing an instruction window of *n* instructions, apply:

Stages

- Forward substitution
- Algebraic simplification
- Constant-value
   expression simplification
- Dead code elimination (unreachable code, "dead" labels, ...)

・ロット (雪) (山) (山)

etc.

#### CPEG421/621

Back-End Overview

#### Instruction Selection

- Instruction Selection Overview
- From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

- Tree Pattern-Matching
- Overview
- Rewriting Rules for Pattern-Matching
- Finding a Tiling

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

### Expansion

- Infinite number of registers
- Don't care about redundant operations
- Don't care about constants, etc.

### Matching

Comparison between
 LLIR and pattern library

## Simplify

Examples for Peephole

Withing an instruction window of *n* instructions, apply:

Stages

- Forward substitution
- Algebraic simplification
- Constant-value
   expression simplification
- Dead code elimination (unreachable code, "dead" labels, ...)

・ロット (雪) (山) (山)

etc.

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Sequences Produced by the Simplifier (Taken from Cooper & Torczon)

Let's assume a 3-instruction window.

### Sequence 1

<i>r</i> <sub>10</sub>	2
<i>r</i> <sub>11</sub>	@ <i>G</i>
<i>r</i> <sub>12</sub>	12

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview From Intermediate

Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Sequences Produced by the Simplifier (Taken from Cooper & Torczon)

Let's assume a 3-instruction window.

### Sequence 1

<i>r</i> <sub>10</sub>	2
<i>r</i> <sub>11</sub>	@ <i>G</i>
r <sub>12</sub>	12

### Sequence 2

$$\begin{array}{ccc} r_{11} & @G \\ r_{12} & 12 \\ r_{13} & r_{11} + r_{12} \end{array}$$

#### CPEG421/621

. .

Back-End Overview

#### Instruction Selection

Instruction Selection Overview	Let's assume a 3-instruction window.		
From Intermediate Representation to ISA-Specific Instructions	Sequence 1	Sequence 3	
Two Methods to Perform Instruction Selection Tree Pattern-Matching Overview Rewriting Rules for Pattern-Matching Finding a Tiling	r <sub>10</sub> 2 r <sub>11</sub> @G r <sub>12</sub> 12	$\begin{array}{rcr} r_{11} & @G \\ r_{13} & r_{11} + 12 \\ r_{14} & M(r_{13}) \end{array}$	
Peephole Optimization Control-Flow Operations Physical versus Logical Windows	Sequence 2		
Recap	r <sub>11</sub> @G		

Sequences Produced by the

& Torczon)

イロト 不得 トイヨト イヨト

Simplifier (Taken from Cooper

э

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview	Let's assume a 3-instruction window.		
From Intermediate Representation to ISA-Specific Instructions	Sequence 1	Sequence 3	
Two Methods to Perform Instruction Selection Tree Pattern-Matching Overview Rewriting Rules for Pattern-Matching Finding a Tiling Peerohie Octimization	r <sub>10</sub> 2 r <sub>11</sub> @G r <sub>12</sub> 12	$\begin{array}{rrr} r_{11} & @G \\ r_{13} & r_{11} + 12 \\ r_{14} & M(r_{13}) \end{array}$	
Control-Flow Operations Physical versus Logical Windows	Sequence 2	Sequence 4	
Recap	$r_{11}$ @G $r_{12}$ 12 $r_{13}$ $r_{11} + r_{12}$	$\begin{array}{ccc} r_{11} & @G \\ r_{14} & M(r_{11}+12) \\ r_{15} & r_{10} \times r_{14} \end{array}$	

## Sequences Produced by the Simplifier (Taken from Cooper & Torczon)

э

イロト 不同 トイヨト イヨト

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Sequences Produced by the Simplifier (Taken from Cooper & Torczon)

Let's assume a 3-instruction window.

Sequence 5

 $\begin{array}{rl} r_{14} & M(r_{11}+12) \\ r_{15} & r_{10} \times r_{14} \\ r_{16} & -16 \end{array}$ 

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Sequences Produced by the Simplifier (Taken from Cooper & Torczon)

Let's assume a 3-instruction window.

### Sequence 5

 $\begin{array}{rrr} r_{14} & M(r_{11}+12) \\ r_{15} & r_{10} \times r_{14} \\ r_{16} & -16 \end{array}$ 

### Sequence 6

 $\begin{array}{rrr} r_{15} & r_{10} \times r_{14} \\ r_{16} & -16 \\ r_{17} & r_{fp} + r_{16} \end{array}$ 

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selectio Overview

From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Sequences Produced by the Simplifier (Taken from Cooper & Torczon)

Let's assume a 3-instruction window.

Sequence 5

<i>r</i> <sub>14</sub>	<i>M</i> ( <i>r</i> <sub>11</sub> + 12)
<i>r</i> <sub>15</sub>	$r_{10} \times r_{14}$
<i>r</i> <sub>16</sub>	-16

### Sequence 7

r <sub>15</sub>	$r_{10} \times r_{14}$
<b>r</b> <sub>17</sub>	<i>r<sub>fp</sub></i> – 16
<i>r</i> <sub>18</sub>	$M(r_{17})$

### Sequence 6

$$\begin{array}{rrr} r_{15} & r_{10} \times r_{14} \\ r_{16} & -16 \\ r_{17} & r_{fp} + r_{16} \end{array}$$

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selectio Overview

From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Sequences Produced by the Simplifier (Taken from Cooper & Torczon)

Let's assume a 3-instruction window.

Sequence 5

<i>r</i> <sub>14</sub>	<i>M</i> ( <i>r</i> <sub>11</sub> + 12)
r <sub>15</sub>	$r_{10} \times r_{14}$
r <sub>16</sub>	-16

Sequence 7

r <sub>15</sub>	$r_{10} \times r_{14}$
<i>r</i> <sub>17</sub>	<i>r<sub>fp</sub></i> – 16
<i>r</i> <sub>18</sub>	$M(r_{17})$

Sequence 6

 $\begin{array}{rcc} r_{15} & r_{10} \times r_{14} \\ r_{16} & -16 \\ r_{17} & r_{fp} + r_{16} \end{array}$ 

Sequence 8

 $\begin{array}{ccc} r_{15} & r_{10} \times r_{14} \\ r_{18} & M(r_{fp} - 16) \\ r_{19} & M(r_{18}) \end{array}$ 

・ロット (雪) (山) (山)

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Sequences Produced by the Simplifier (Taken from Cooper & Torczon)

Let's assume a 3-instruction window.

Sequence 9

 $\begin{array}{ll} r_{18} & M(r_{fp}-16) \\ r_{19} & M(r_{18}) \\ r_{20} & r_{19}-r_{15} \end{array}$ 

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Sequences Produced by the Simplifier (Taken from Cooper & Torczon)

Let's assume a 3-instruction window.

### Sequence 9

 $\begin{array}{ll} r_{18} & M(r_{fp}-16) \\ r_{19} & M(r_{18}) \\ r_{20} & r_{19}-r_{15} \end{array}$ 

### Sequence 10

 $\begin{array}{rrr} r_{19} & M(r_{18}) \\ r_{20} & r_{19} - r_{15} \\ r_{21} & 4 \end{array}$ 

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Sequences Produced by the Simplifier (Taken from Cooper & Torczon)

Let's assume a 3-instruction window.

Sequence 9

<i>r</i> <sub>18</sub>	$M(r_{fp} - 16)$
r <sub>19</sub>	<i>M</i> ( <i>r</i> <sub>18</sub> )
<i>r</i> <sub>20</sub>	<i>r</i> <sub>19</sub> - <i>r</i> <sub>15</sub>

Sequence 11

 $\begin{array}{ccc} r_{20} & r_{19} - r_{15} \\ r_{21} & 4 \\ r_{22} & r_{fp} + r_{21} \end{array}$ 

### Sequence 10

$$\begin{array}{rc} r_{19} & M(r_{18}) \\ r_{20} & r_{19} - r_{15} \\ r_{21} & 4 \end{array}$$

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selectio Overview

From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Sequences Produced by the Simplifier (Taken from Cooper & Torczon)

Let's assume a 3-instruction window.

Sequence 9

<i>r</i> <sub>18</sub>	$M(r_{fp} - 16)$
r <sub>19</sub>	$M(r_{18})$
r <sub>20</sub>	<i>r</i> <sub>19</sub> - <i>r</i> <sub>15</sub>

Sequence 11

 $\begin{array}{ccc} r_{20} & r_{19} - r_{15} \\ r_{21} & 4 \\ r_{22} & r_{fp} + r_{21} \end{array}$ 

Sequence 10

 $\begin{array}{rc} r_{19} & M(r_{18}) \\ r_{20} & r_{19} - r_{15} \\ r_{21} & 4 \end{array}$ 

Sequence 12

$$\begin{array}{ll}r_{20} & r_{19} - r_{15} \\ r_{22} & r_{fp} + 4 \\ M(r_{22}) & r_{20}\end{array}$$

・ロット 御マ キョット きょう

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instructior Selection

Tree Pattern-Matching

#### Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

#### Recap

# Example (Taken from Cooper & Torczon)

### Initial Expression

Ор	Arg <sub>1</sub>	Arg <sub>2</sub>	Result
Х	2	С	t <sub>1</sub>
_	b	t <sub>1</sub>	а

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

#### Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

#### Recap

### Example (Taken from Cooper & Torczon)

Initia	l Expr	ession	1
Ор	Arg <sub>1</sub>	Arg <sub>2</sub>	Result
Х	2	С	<i>t</i> <sub>1</sub>
_	b	t <sub>1</sub>	а

### 1. Expansion

r <sub>10</sub>	$\leftarrow$	2
r <sub>11</sub>	$\leftarrow$	@ <i>G</i>
<i>r</i> <sub>12</sub>	$\leftarrow$	12
r <sub>13</sub>	$\leftarrow$	$r_{11} + r_{12}$
<i>r</i> <sub>14</sub>	$\leftarrow$	$M(R_{13})$
r <sub>15</sub>	$\leftarrow$	$r_{10} \times r_{14}$
r <sub>16</sub>	$\leftarrow$	-16
r <sub>17</sub>	$\leftarrow$	$r_{fp} + r_{16}$
r <sub>18</sub>	$\leftarrow$	$M(r_{17})$
<i>r</i> <sub>19</sub>	$\leftarrow$	<i>M</i> ( <i>r</i> <sub>18</sub> )
r <sub>20</sub>	$\leftarrow$	<i>r</i> <sub>19</sub> - <i>r</i> <sub>15</sub>
<i>r</i> <sub>21</sub>	$\leftarrow$	4
r <sub>22</sub>	$\leftarrow$	$r_{fp} + r_{21}$
$M(r_{22})$	$\leftarrow$	r <sub>20</sub>

ヘロト 不得 とくほ とくほとう

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview
From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection Tree Pattern-Matching Overview Rewriting Rules for Pattern-Matching

Finding a Tiling

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

### Example (Taken from Cooper & Torczon)

#### 1. Expansion 2 $r_{10}$ $\leftarrow$ @Gr<sub>11</sub> $\leftarrow$ 12 $r_{12}$ $\leftarrow$ $r_{13}$ $\leftarrow$ $r_{11} + r_{12}$ $M(R_{13})$ *r*<sub>14</sub> $\leftarrow$ $\leftarrow r_{10} \times r_{14}$ $r_{15}$ -16 r16 $\leftarrow$ $\leftarrow r_{fp} + r_{16}$ $r_{17}$ $\leftarrow M(r_{17})$ *r*<sub>18</sub> $M(r_{18})$ $\leftarrow$ **r**19 $\leftarrow r_{19} - r_{15}$ $r_{20}$ 4 $r_{21}$ $\leftarrow$ $\leftarrow$ $r_{fp} + r_{21}$ r22 $M(r_{22})$ *r*<sub>20</sub> $\leftarrow$

#### CPEG421/621

# Tree Pattern-Matching

Rewriting Rules for

Peephole Optimization

Windows

### Example (Taken from Cooper & Torczon)

r19

r20  $M(r_{fD}+4)$ 

1. Expansion					
r <sub>10</sub>	$\leftarrow$	2			
<i>r</i> <sub>11</sub>	$\leftarrow$	@ <i>G</i>			
<i>r</i> <sub>12</sub>	$\leftarrow$	12			
<i>r</i> <sub>13</sub>	$\leftarrow$	$r_{11} + r_{12}$			
<i>r</i> <sub>14</sub>	$\leftarrow$	$M(R_{13})$			
r <sub>15</sub>	$\leftarrow$	$r_{10}  imes r_{14}$			
r <sub>16</sub>	$\leftarrow$	-16			
r <sub>17</sub>	$\leftarrow$	$r_{fp} + r_{16}$			
r <sub>18</sub>	$\leftarrow$	<i>M</i> ( <i>r</i> <sub>17</sub> )			
<i>r</i> <sub>19</sub>	$\leftarrow$	<i>M</i> ( <i>r</i> <sub>18</sub> )			
r <sub>20</sub>	$\leftarrow$	<i>r</i> <sub>19</sub> - <i>r</i> <sub>15</sub>			
<i>r</i> <sub>21</sub>	$\leftarrow$	4			
r <sub>22</sub>	$\leftarrow$	$r_{fp} + r_{21}$			
$M(r_{22})$	$\leftarrow$	r <sub>20</sub>			

2. Simplify (Sequence 13) 2  $r_{10}$ <del>~</del> @G  $\leftarrow$ r<sub>11</sub>  $\leftarrow M(r_{13}+12)$ r14  $r_{15}$  $\leftarrow$   $r_{10} \times r_{14}$  $\leftarrow r_{fp} - 16$  $r_{18}$ 

 $\leftarrow$ 

・ロト ・ 同ト ・ ヨト ・ ヨト

 $\leftarrow M(r_{18})$ 

 $\leftarrow$   $r_{19} - r15$ 

 $r_{20}$ 

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview From Intermediate Representation to

Two Methods to Perform Instruction Selection Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

Peephole Optimization

Physical versus Logical Windows

Recap

### Example (Taken from Cooper & Torczon)

### 2. Simplify

<i>r</i> <sub>10</sub>	$\leftarrow$	2
<i>r</i> <sub>11</sub>	$\leftarrow$	@ <i>G</i>
<i>r</i> <sub>14</sub>	$\leftarrow$	$M(r_{13} + 12)$
<i>r</i> <sub>15</sub>	$\leftarrow$	$r_{10} \times r_{14}$
r <sub>18</sub>	$\leftarrow$	<i>r<sub>fp</sub></i> – 16
r <sub>19</sub>	$\leftarrow$	<i>M</i> ( <i>r</i> <sub>18</sub> )
<i>r</i> <sub>20</sub>	$\leftarrow$	<i>r</i> <sub>19</sub> – <i>r</i> 15
$M(r_{fp}+4)$	$\leftarrow$	<i>r</i> <sub>20</sub>

#### CPEG421/621

Overview

From Intermediate

# Tree Pattern-Matching

Overview

Rewriting Rules for

#### Peephole Optimization

Windows

### Example (Taken from Cooper & Torczon)

2. Simplify			3. Match			
<i>r</i> <sub>10</sub>	$\leftarrow$	2	loadI	2	$\Rightarrow$	<i>r</i> <sub>10</sub>
<i>r</i> <sub>11</sub>	$\leftarrow$	@ <i>G</i>	loadI	₿G	$\Rightarrow$	<i>r</i> <sub>11</sub>
<i>r</i> <sub>14</sub>	$\leftarrow$	$M(r_{13} + 12)$	AI	<i>r</i> <sub>11</sub> , 12	$\Rightarrow$	<i>r</i> <sub>14</sub>
<i>r</i> <sub>15</sub>	$\leftarrow$	$r_{10}  imes r_{14}$	mult	<i>r</i> <sub>10</sub> , <i>r</i> <sub>14</sub>	$\Rightarrow$	r <sub>15</sub>
<i>r</i> <sub>18</sub>	$\leftarrow$	<i>r<sub>fp</sub></i> – 16	loadAI	<i>r<sub>fp</sub></i> ,−16	$\Rightarrow$	r <sub>18</sub>
<i>r</i> <sub>19</sub>	$\leftarrow$	$M(r_{18})$	load	r <sub>18</sub>	$\Rightarrow$	r <sub>19</sub>
<i>r</i> <sub>20</sub>	$\leftarrow$	<i>r</i> <sub>19</sub> – <i>r</i> 15	sub	<i>r</i> <sub>19</sub> , <i>r</i> <sub>15</sub>	$\Rightarrow$	r <sub>20</sub>
$M(r_{fp}+4)$	$\leftarrow$	<i>r</i> <sub>20</sub>	storeAI	r <sub>20</sub>	$\Rightarrow$	$r_{fp}, 4$

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selectio Overview

From Intermediate Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

### **Dead-Value Recognition**

Question: How can we detect that a given value is dead in a given instruction window/instruction block?

#### CPEG421/621

#### Back-End Overview

### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## **Dead-Value Recognition**

Question: How can we detect that a given value is dead in a given instruction window/instruction block? Several solutions:

Use LIVEOUT sets:

1 Compute a LIVEOUT setfor each basic block

2 Do a post-order pass on each block

・ロト ・ 同ト ・ ヨト ・ ヨト

#### CPEG421/621

#### Back-End Overview

### Instruction Selection

Instruction Selection Overview

From Intermediate Representation to ISA-Specific Instruction

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## **Dead-Value Recognition**

Question: How can we detect that a given value is dead in a given instruction window/instruction block? Several solutions:

Use LIVEOUT sets:

1 Compute a LIVEOUT setfor each basic block

- 2 Do a post-order pass on each block
- 2 Take advantage of the SSA form
  - $\rightarrow\,$  Identify the names used in more than one basic block and consider them live on exit of their respective blocks.

The expander stage can then mark last uses in the LLIR (through the construction of the LIVENOW set, see next slide).

э

・ロト ・ 理 ト ・ ヨ ト ・

#### CPEG421/621

#### Back-End Overview

#### Instruction Selection

Instruction Selection Overview From Intermediate

Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tilin

#### Peephole Optimization

Control-Flow Operations Physical versus Logical Windows

Recap

## Building the LIVENOW Set

For each basic block B, LIVENOW(B) = LIVEOUT(B)

 → If LIVEOUT(B) = Ø then LIVENOW(B) = GlobalNames

 For each operation of the type r<sub>i</sub> ← r<sub>j</sub> ⊕ r<sub>k</sub>, do

 LIVENOW(B) = (LIVENOW(B) - r<sub>i</sub>) ∪ {r<sub>i</sub>, r<sub>k</sub>}

If the target machine uses condition codes (*cc*) to control conditional branches, then the expander must insert the *cc* explicitly. Example:

If the IR expression is  $r_i \times r_j + r_k$ , then a possible LLIR expansion could be:

1	$r_{t_1}$	$\leftarrow$	$r_i \times r_j$
2	СС	$\leftarrow$	$f_x(r_i, r_j)$
3	$r_{t_2}$	$\leftarrow$	$r_{t_1} \times r_k$
4	СС	$\leftarrow$	$f_{+}(r_{t_1}, r_k)$

If the target ISA proposes FMA instructions (fused multiply-add) then line 2 in the previous example is a dead expression. Otherwise, the expander must keep each individual *cc* assignment.

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selectio Overview

From Intermediate Representation to ISA-Specific Instructions

Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules for Pattern-Matching

Finding a Tiling

Peephole Optimization

#### Control-Flow Operations

Physical versus Logical Windows

Recap

### Handling Control-Flow Operations

There is an easy way to handle control-flow operations (i.e. branches):

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview From Intermediate

Representation to ISA-Specific Instructions

#### Two Methods to Perform Instruction Selection

Tree Pattern-Matching

Overview

Rewriting Rules fo Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

## Handling Control-Flow Operations

There is an easy way to handle control-flow operations (i.e. branches): Clear the instruction window when reaching a branch!

There are other (better) ways: Let the simplifier examine the surroundings of a branch. It produces potentially better code:

- It introduces some additional complexity to the algorithm (need to add special cases)
- BUT it leads to:
  - → Block merging
  - $\rightarrow$  Dead code elimination

・ロト ・ 理 ト ・ ヨ ト ・

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview From Intermediate Representation to

ISA-Specific Instructions

#### Two Methods to Perform Instructior Selection

Tree Pattern-Matching

Overview

Rewriting Rules fo Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

## Physical versus Logical Windows

So far, we have only considered *physical* windows. In a given (physical) instruction window, a sequence of instructions may feature unrelated instructions (e.g. middle-end optimizations made it happen to better exploit ILP).

Logical windows bring adjacent "def-use" chains of a (set of) variable(s).  $\Rightarrow$  "low-level" dataflow analysis. There are several problems to implement logical instruction windows:

- Def-Use chains may be found across basic blocks
- The simplifier must know that a single definition may produce multiple uses

-

・ロト ・ 同ト ・ ヨト ・ ヨト

#### CPEG421/621

Back-End Overview

#### Instruction Selection

Instruction Selection Overview From Intermediate Representation to

ISA-Specific Instructions

#### Two Methods to Perform Instructior Selection

Tree Pattern-Matching

Overview

Rewriting Rules fo Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

## Physical versus Logical Windows

So far, we have only considered *physical* windows. In a given (physical) instruction window, a sequence of instructions may feature unrelated instructions (e.g. middle-end optimizations made it happen to better exploit ILP).

Logical windows bring adjacent "def-use" chains of a (set of) variable(s).  $\Rightarrow$  "low-level" dataflow analysis. There are several problems to implement logical instruction windows:

- Def-Use chains may be found across basic blocks Reaching Definition Set!
- The simplifier must know that a single definition may produce multiple uses

-

・ロト ・ 理 ト ・ ヨ ト ・
Instruction Selection

## CPEG421/621

Back-End Overview

### Instruction Selection

Instruction Selection Overview From Intermediate Representation to

ISA-Specific Instructions

#### Two Methods to Perform Instructior Selection

Tree Pattern-Matching

Overview

Rewriting Rules fo Pattern-Matching

Finding a Tilin

Peephole Optimization

Control-Flow Operations

Physical versus Logical Windows

Recap

# Physical versus Logical Windows

So far, we have only considered *physical* windows. In a given (physical) instruction window, a sequence of instructions may feature unrelated instructions (e.g. middle-end optimizations made it happen to better exploit ILP).

Logical windows bring adjacent "def-use" chains of a (set of) variable(s).  $\Rightarrow$  "low-level" dataflow analysis. There are several problems to implement logical instruction windows:

- Def-Use chains may be found across basic blocks Reaching Definition Set!
- The simplifier must know that a single definition may produce multiple uses
  - ⇒ Cannot combine a single definition with a single use (automatically)

## Instruction Selection

## CPEG421/621

## Back-End Overview

#### Instruction Selection

- Instruction Selection Overview
- From Intermediate Representation to ISA-Specific Instructions

## Two Methods to Perform Instruction Selection

- Tree Pattern-Matching
- Overview
- Rewriting Rules for Pattern-Matching
- Finding a Tilin
- Peephole Optimization
- Control-Flow Operations
- Physical versus Logical Windows

## Recap

 Instruction selection maps a set of low-level IR operations to possible sequences of ISA instructions.

Recap

・ロト ・ 理 ト ・ ヨ ト ・

- The main difficulty is in choosing the *right* sequence (cost-wise)
- We presented two methods to perform instruction selection:
  - Tree Pattern-Matching
  - Peephole optimization
- The quality of instruction selection will determine the quality of subsequent instruction scheduling and register allocation.