




#### **Flynn's Classification**

#### Guang R. Gao

ACM Fellow and IEEE Fellow Endowed Distinguished Professor Electrical & Computer Engineering University of Delaware ggao@capsl.udel.edu



#### **Execution Model and Abstract Machines**





## **Classification of Parallel Architecture Designs**

• Flynn (1972)

#### Problem

- pipelined computer is not well classified
- there are arch. which may be in >1 classes

Consider

- Pipelining
- Functional
- Array
- MIMD





## **Reading List**

- Slides.
- Henn&Patt: Chapter 8.1, 8.11 (may change depending on your book's version).
- Other assigned readings from homework and classes





## **Level of Parallelism**

- Job level
  - between jobs
  - between phases of a job
- Program level
  - between parts of a program
  - within do-loops
  - between different function invocations
- Instruction stream (thread) level
- Instruction level
  - between phases of instruction execution
  - between instructions
- Arithmetic and bit level
  - within ALU units





## Job Level

- Different job phases
  - exp: CPU activities I/O activities the overlapping may be achieved by programmer visible scheduling of resources
- Different jobs


<u>OS</u>		<b>T1</b>	<b>T2</b>
	CPU	job 1	job 2
	I/O	job 2	job 1


• Architecture requirement:

a balanced set of replicated resources in a computer installation.









#### **CPU/IO Overlapping**





### **Program Level Parallelism**

- Different code sections:
  - diff. procedure/functions
  - diff. code blocks
- Different iterations for the same loop
- Data-dependencies and program partitioning





# Instruction Level Parallelism (ILP)

- Between instructions
  - parallel execution of different instructions spatial
  - key: dependency between instructions
- Between phases of instructions
  - overlapping different suboperations pipelining
  - pipelining of a suboperations itself, e.g. ALU pipelining





## **Overlay vs. Pipeline**

Pipeline:


- tightly coupled subfunctions
- fixed basic stage time
- independent basic function evaluation


Overlap

- loosely coupled subfunctions
- variable basic stage time
- dependency between function evaluation










Time \_\_\_\_\_

Hardware design method: RT

#### **Principles of Pipelining**







#### **Pipelining of an Instruction Execution**





## Hazards

- Any conditions within the pipelined system that disrupt, delay or prevent smooth flow of tasks through the pipelines.
- The detection and resolution of hazards constitute a major aspect of pipeline design
- Types of hazards





## **Flynn(72)**

- Classification of parallel architecture is not based on the structure of the machine, but based on how the machine relates its instructions (streams) to the data (stream) being processed.
  - A stream:
  - a sequence of items: Instructions/Data.
  - being executed or operated on by a processor.





# SISD + ILP SIMD + Vector MISD MIMD

# ILP gains increasing attention!





## **SISD**

- for practical purpose: only one processor is useful
- pipelining may or may not be used,
  - exp:

CDC	6600	(not pipelined)	
CDC	7600	(pipelined ALU)	
Amdahl	470V/6	] (Pipelined instruction processing)	
IBM	360/91		
<u>RISC</u>			

• often called as serial scalar computer




#### SIMD

- (single inst stream/multiple data stream)
- single processor
- vector operations
  one v-op includes many ops on a data stream
- both <u>pipelined processing</u> or <u>array of processors</u> are possible
- Example: CRAY -1 ILLIAC-IV







(c) MIMD architecture (with shared memory)






### **Problems of Flynn's Scheme**

- too broad
- everything in SIMD: vector machines?
- MISD?








#### The broad subdivisions in computer architecture









# Parallel unicomputers based on functional parallelism and pipelining





### **ILP Architectures**

- Multiple inst /op issuing + deep-pipelining
- Superscalar
  - Multiple inst/cycle (Power PC, HP Precision, Intel Pentium)
- VLIW
  - Multiple op in one inst/cycle
  - ESL/polycyclic or Cydra5
  - Multiflow
  - new HP/Intel μp
  - Intel iA-64 architecture ?
- Superpipelined
  - MIPS 4000/8000
  - DEC Alpha (earlier versions)
- Decoupled Arch
- Multithreaded Arch
  - EARTH/MTA
  - Multiscalar [Sohi]