



#### **Vector Processing and Architectures**

#### Guang R. Gao

ACM Fellow and IEEE Fellow Endowed Distinguished Professor Electrical & Computer Engineering University of Delaware ggao@capsl.udel.edu





## Reading List


- Slides.
- Henn&Patt: Chapter 4<sup>th</sup>, 5<sup>th</sup> Edition (may change depending on your book's version).
- Other assigned readings from homework and classes





## Outline

- Introduction
- Vector Processing Model and Architectures
- Cray Example
- Performance Model
- Summary



#### **Execution Model and Abstract Machines**





#### Vector Architectures (a successful SIMD class architectures)

#### Types:

**Register-Register Archs** 

Memory-Memory Archs

#### Vector Arch Components:

Vector Register Banks

**Vector Functional Units** 

Capable of holding a n number of vector elements. Two extra registers

Fully pipelined, hazard detection (structural and data)

Vector Load-Store Unit

A Scalar Unit

A set of registers, FUs and CUs








Figure 4.2 The basic structure of a vector architecture, VMIPS. This processor has a scalar architecture just like MIPS. There are also eight 64-element vector registers, and all the functional units are vector functional units. This chapter defines special vector instructions for both arithmetic and memory accesses. The figure shows vector units for logical and integer operations so that VMIPS looks like a standard vector processor that usually includes these units; however, we will not be discussing these units. The vector and scalar registers have a significant number of read and write ports to allow multiple simultaneous vector operations. A set of crossbar switches (thick gray lines) connects these ports to the inputs and outputs of the vector functional units.

#### 9/10/2014

#### 652-14F-PXM-intro





#### An Intro to DLXV

- A simplified vector architecture
- Consist of one *lane* per functional unit
  - Lane: The number of vector instructions that can be executed in parallel by a functional unit
- Loosely based on Cray 1 architecture and ISA
- Extension of DLX ISA for vector architecture






# **DLXV** Configuration

- Vector Registers
  - Eight Vector regs / 64 element each.
  - Two read ports and one write port per register
  - Sixteen read ports and eight write ports in total
- Vector Functional Unit
  - Five Functional Units
- Vector Load and Store Unit
  - A bandwidth of 1 word per cycle
  - Double as a scalar load / store unit
- A set of scalar registers
  - 32 general and 32 FP regs





#### A Vector / Register Arch







## Advantages

- A single vector instruction  $\rightarrow$  A lot of work
- No data hazards
  - No need to check for data hazards inside vector instructions
  - Parallelism inside the vector operation
    - Deep pipeline or array of processing elements
- Known Access Pattern
  - Latency only paid once per vector (pipelined loading)
  - Memory address can be mapped to memory modules to reduce contentions
- Reduction in code size and simplification of hazards
  - Loop related control hazards from loop are eliminated.





## DAXPY: DLX Code

#### Y = a \* X + Y

| Loop: |  |
|-------|--|
| LOOP. |  |


| F0, a        |   |
|--------------|---|
| R4, Rx, #512 | ; last address to load  |
| F2, 0(Rx)    | ; load X(i)   |
| F2, F0, F2   | ; a x X(i)  |
| F4, 0 (Ry)   | ; load Y(i)   |
| F4, F2, F4   | ; a x X(i) + Y(i)   |
| F4, 0 (Ry)   | ; store into Y(i)   |
| Rx, Rx, #8   | ; increment index to X  |
| Ry, Ry, #8   | ; increment index to Y  |
| R20, R4, Rx  | ; compute bound   |
| R20, loop    | ; check if done   |
|              | R4, Rx, #512<br>F2, 0(Rx)<br>F2, F0, F2<br>F4, 0 (Ry)<br>F4, F2, F4<br>F4, 0 (Ry)<br><b>Rx, Rx, #8</b><br><b>Ry, Ry, #8</b><br><b>R20, R4, Rx</b> |

The bold instructions are part of the loop index calculation and branching





## DAXPY: DLXV Code



| LD     | F0, a      | ; load scalar a          |
|--------|------------|--------------------------|
| LV     | V1, Rx     | ; load vector X          |
| MULTSV | V2, F0, V1 | ; vector-scalar multiply |
| LV     | V3, Ry     | ; load vector Y          |
| ADDV   | V4, V2, V3 | ; add                    |
| SV     | Ry, V4     | ; store the result       |

#### **Instruction Number [Bandwidth] for 64 elements**

DLX Code

578 Instructions

DLXV Code

6 Instructions





## Some Issues

- Vector Length Control
  - Vector lengths are not usually less or even a multiple of the hardware vector length
- Vector Stride
  - Access to vectors may not be consecutively.
- Solutions:
  - Two special registers
    - One for vector length up to a maximum vector length
    - One for vector mask





# Vector Length Control

#### <u>An Example:</u>

*Question:* Assume the maximum hardware vector length is *MVL* which may be less than n. How should we do the above computation ?





#### Vector Length Control Strip Mining

#### **Original Code**


for(i = 0; i < n; ++i) y[i] = a \* x[i] +y[i]

Strip Mined Code





#### Vector Length Control Strip Mining



For a vector of arbitrary length VL = M = n % MVL

The vector length control register takes values similar to the Vector Length variable (VL) in the C code





#### Vector Stride

#### Matrix Multiply Code

for(i = 0; i < n; ++i)  
for(j = 0; j < n; ++j){  
$$c[i][j] = 0.0;$$
  
for(k = 0; k < n; ++k)  
 $c[i][j] += a[i][k] * b[k][j];$   
}

How to vectorize this code?

#### How stride works here?

Consider that in C the arrays are saved in memory row-wise. Therefore, a and c are loaded correctly. How about b?





## Cray-1 "The World Most Expensive Love Seat..."

Picture courtesy of Cray Original Source: Cray 1 Computer System Hardware Reference Manual








# Cray 1 Data Sheet

- Designed by: Seymour Cray
- Price: 5 to 8.8 Millions dollars
- Units Shipped: 85
- Technology: SIMD, deep pipelined functional units
- Performance: up to 160 MFLOPS
- Date Released: 1976
- Best Known for: The computer that made the term *supercomputer* mainstream






## Architectural Components





# The Cray-1 Architecture





#### **Vector Components**

#### Scalar Components

Address & Instruction Calculation Components

**Computation Section** 



# Register-Register Architecture

- All ALU operands are in registers
- Registers are specialized by function (A, B, T, etc) thus avoiding conflict
- Transfer between Memory and registers is treated differently than ALU
- RISC based idea
- Effective use of the Cray-1 requires careful planning to exploit its register resources

   4 Kbytes of high speed registers





# Registers

- Memory Access Time: 11 cycles
- Register Access Time: 1 ~ 2 cycles
- Primary Registers:
  - Address Regs: 8 x 24 bits
  - Scalar Regs: 8 x 64 bits
  - Vector Regs: 8 x 64 words
- Intermediate Registers:
  - B Regs: 64 x 24 bits
  - T Regs: 64 x 64 bits
- Special Registers:
  - Vector Length Register: 0 <= VL <= 64</p>
  - Vector Masks Register: 64 bits
- *Total Size*: 4,888 bytes





#### **Instruction Format**

#### A *parcel* → 16-bit


Instruction word

16 (one parcel) or 32 (two parcels) according to type

#### A One Parcel Instruction:

Arithmetic Logical Instruction Word

#### **A Two Parcels Instruction:** Memory Instruction Word







# **Functional Unit Pipelines**

| Functional pipelines  | Register<br>usage  | Pipeline delays<br>(clock periods) |
|---|--------------------|------------------------------------|
| Address functional units<br>Address add unit                  | A                  | 2                                  |
| Address multiply unit<br>Scalar functional units              | A                  | 6                                  |
| Scalar add unit<br>Scalar shift unit                          | S<br>S<br>S        | 3<br>2 or 3                        |
| Scalar logical unit<br>Population/leading zero count unit     | S                  | 3                                  |
| Vector functional units<br>Vector add unit                    | V or S             | 3                                  |
| Vector shift unit<br>Vector logical unit                      | V or S<br>V or S   | 4<br>2                             |
| Floating-point functional units<br>Floating-point add unit    | S and V            | 6                                  |
| Floating-point multiply unit<br>Reciprocal approximation unit | S and V<br>S and V | 7<br>14                            |





# Implementation Philosophy

- Instruction Processing
  - Instruction Buffering: Four Instructions buffers of 64
     16-bit parcels each
- Memory Hierarchy
  - Memory Banks, T and B register banks
- Register and Function Unit Reservation
  - Example: Vector ops, register operands, register result and FU are checked as reserved
- Vector Processing





# Instruction Processing

#### "Issue one instruction per cycle"

- 4 x 64 word
- 16 32 bit instructions
- Instruction parcel pre-fetch
- Branch in buffer
- 4 inst/cycle fetched to LRU I-buffer





## Reservations

- Vector operands, results and functional unit are marked reserved
- The vector result reservation is lifted when the chain slot time has passed
  - Chain Slot: Functional Unit delay plus two clock cycles

Examples:

V1 = V2 \* V3V4 = V5 + V6Independent


V1 = **V2** \* V3 V4 = V5 + **V2** 

Second Instruction cannot begin until First is finished

V1 = V2 \* V3V4 = V5 \* V6Resource Dependency












# **Vector Instructions in the Cray-1**



(c) Type 3 vector instruction

(d) Type 4 vector instruction





## Vector Loops

- Long vectors with N > 64 are sectioned
- Each time through a vector loop 64 elements are processed
- Remainder handling
- "transparent" to the programmer







# Vector Chaining

- Internal forwarding techniques of IBM 360/91
- A "linking process" that occurs when results obtained from one pipeline unit are directly fed into the operand registers of another function pipe.
- Chaining allow operations to be issued as soon as the first result becomes available
- Registers/F-units must be properly reserved.
- Limited by the number of Vector Registers and Functional Units
- From 2 to 5










35



#### $Y(1:N) = S \times X(1:N) + Y(1:N)$



Multipipeline chaining code S



Limited chaining using only one memory-access pipe in the Gray 1

Complete chaining using three memory-access pipes in the Cray X-MP

#### 652-14F-PXM-intro





# Cray 1 Performance

- 3 to 160 MFLOPS
  - Application and Programming Skills
- Scalar Performance: 12 MFLOPS
- Vector Dot Product: 22 MFLOPS
- Peak Performance: 153 MFLOPS





# Irregular Vector Ops

• Scatter: Use a vector to scatter another vector elements across Memory


- X[A[i]] = B[i]

- Gather: The reverse operation of scatter
  - X[i] = B[C[i]]
- Compress
  - Using a Vector Mask, compress a vector
- No Single instruction to do these before 1984
  - Poor Performance: 2.5 MFLOPS






# Gather Operation









# Scatter Operation






# **Vector Compression Operation**







V1 = Compress(V0, VM, Z)

41

# Characteristics of Several Vector Architectures

| Processor (year)                        | Clock<br>rate<br>(MHz) | Vector<br>registers | Elements per<br>register<br>(64-bit<br>elements) | Vector arithmetic units   | Vector<br>load-store<br>units | Lanes                    |
|---|------------------------|---------------------|--|---|-------------------------------|--------------------------|
| Cray-1 (1976)                           | 80                     | 8                   | 64   | 6: FP add, FP multiply, FP reciprocal,<br>integer add, logical, shift                               | 1                             | 1                        |
| Cray X-MP<br>(1983)<br>Cray Y-MP (1988) | 118<br>166             | 8                   | 64   | 8: FP add, FP multiply, FP reciprocal,<br>integer add, 2 logical, shift, population<br>count/parity | 2 loads<br>1 store            | ĩ                        |
| Cray-2 (1985)                           | 244                    | 8                   | 64   | 5: FP add, FP multiply, FP reciprocal/<br>sqrt, integer add/shift/population<br>count, logical      | 1                             |                          |
| Fujitsu VP100/<br>VP200 (1982)          | 133                    | 8–256               | 32-1024  | 3: FP or integer add/logical, multiply, divide  | 2                             | 1 (VP100)<br>2 (VP200)   |
| Hitachi S810/<br>S820 (1983)            | 71                     | 32                  | 256  | 4: FP multiply-add, FP multiply/<br>divide-add unit, 2 integer add/logical                          | 3 loads<br>1 store            | 1 (S810)<br>2 (S820)     |
| Convex C-1<br>(1985)                    | 10                     | 8                   | 128  | 2: FP or integer multiply/divide, add/<br>logical   | 1                             | 1 (64 bit)<br>2 (32 bit) |
| NEC SX/2 (1985)                         | 167                    | 8 + 32              | 256  | 4: FP multiply/divide, FP add, integer add/logical, shift   | 1                             | 4                        |
| Cray C90 (1991)<br>Cray T90 (1995)      | 240<br>460             | 8                   | 128  | 8: FP add, FP multiply, FP reciprocal,<br>integer add, 2 logical, shift, population<br>count/parity | 2 load<br>1 store             | 2                        |
| NEC SX/5 (1998)                         | 312                    | 8 + 64              | 512  | 4: FP or integer add/shift, multiply, divide, logical   | 1                             | 16                       |
| Fujitsu VPP5000<br>(1999)               | 300                    | 8–256               | 128-4096   | 3: FP or integer multiply, add/logical, divide  | 1 load<br>1 store             | 16                       |
| Cray SV1 (1998)<br>SV1er (2001)         | 300                    | 8                   | 64   | 8: FP add, FP multiply, FP reciprocal,<br>integer add, 2 logical, shift, population<br>count/parity | 1 load-store<br>1 load        | 2<br>8 (MSP)             |
| VMIPS (2001)                            | 500                    | 8                   | 64   | 5: FP multiply, FP divide, FP add, integer add/shift, logical                                       | 1 load-store                  |                          |

9/10/2014




# The VMIPS Vector Instructions


| Instruction                  | Operands                         | Function   |  |
|------------------------------|----------------------------------|--|--|
| ADDV.D<br>ADDVS.D            | V1,V2,V3<br>V1,V2,F0             | Add elements of V2 and V3, then put each result in V1.<br>Add F0 to each element of V2, then put each result in V1.  |  |
| SUBV.D<br>SUBVS.D<br>SUBSV.D | V1,V2,V3<br>V1,V2,F0<br>V1,F0,V2 | Subtract elements of V3 from V2, then put each result in V1.<br>Subtract F0 from elements of V2, then put each result in V1.<br>Subtract elements of V2 from F0, then put each result in V1.   |  |
| MULV.D<br>MULVS.D            | V1,V2,V3<br>V1,V2,F0             | Multiply elements of V2 and V3, then put each result in V1.<br>Multiply each element of V2 by F0, then put each result in V1.  |  |
| DIVV.D<br>DIVVS.D<br>DIVSV.D | V1,V2,V3<br>V1,V2,F0<br>V1,F0,V2 | Divide elements of V2 by V3, then put each result in V1.<br>Divide elements of V2 by F0, then put each result in V1.<br>Divide F0 by elements of V2, then put each result in V1.   |  |
| LV                           | V1,R1                            | Load vector register V1 from memory starting at address R1.  |  |
| SV                           | R1,V1                            | Store vector register V1 into memory starting at address R1.   |  |
| LVWS                         | V1,(R1,R2)                       | Load V1 from address at R1 with stride in R2, i.e., R1+i $\times$ R2.  |  |
| SVWS                         | (R1,R2),V1                       | Store V1 from address at R1 with stride in R2, i.e., R1+i × R2.  |  |
| LVI                          | V1,(R1+V2)                       | Load V1 with vector whose elements are at R1+V2(i), i.e., V2 is an index.  |  |
| SVI                          | (R1+V2),V1                       | Store V1 to vector whose elements are at R1+V2(i), i.e., V2 is an index.   |  |
| CVI                          | V1,R1                            | Create an index vector by storing the values 0, $1 \times R1$ , $2 \times R1$ ,, $63 \times R1$ into V1.   |  |
| SV.D<br>SVS.D                | V1,V2<br>V1,F0                   | Compare the elements (EQ, NE, GT, LT, GE, LE) in V1 and V2. If condition is true, put<br>a 1 in the corresponding bit vector; otherwise put 0. Put resulting bit vector in vector<br>mask register (VM). The instruction SVS.D performs the same compare but using a<br>scalar value as one operand. |  |
| POP                          | R1,VM                            | Count the 1s in the vector-mask register and store count in R1.  |  |
| CVM                          |                                  | Set the vector-mask register to all 1s.  |  |
| MTC1<br>MFC1                 | VLR,R1<br>R1,VLR                 | Move contents of R1 to the vector-length register.<br>Move the contents of the vector-length register to R1.   |  |
| MVTM<br>MVFM                 | VM,FO<br>FO,VM                   | Move contents of F0 to the vector-mask register.<br>Move contents of vector-mask register to F0.   |  |


A MIPS ISA extended to support Vector Instructions. The same as DLXV



# Multiple Lanes







**Figure G.12** Structure of a vector unit containing four lanes. The vector-register storage is divided across the lanes, with each lane holding every fourth element of each vector register. There are three vector functional units shown, an FP add, an FP multiply, and a load-store unit. Each of the vector arithmetic units contains four execution pipelines, one per lane, that act in concert to complete a single vector instruction. Note how each section of the vector-register file only needs to provide enough ports for pipelines local to its lane; this dramatically reduces the cost of providing multiple ports to the vector registers. The path to provide the scalar operand for vector-scalar instructions is not shown in this figure, but the scalar value must be broadcast to all lanes.

#### 652-14F-PXM-intro



# **Vectorizing Compilers**

| Benchmark<br>name | Operations executed<br>in vector mode,<br>compiler-optimized | Operations executed<br>in vector mode,<br>hand-optimized | Speedup from<br>hand optimization |
|-------------------|--|--|-----------------------------------|
| BDNA              | 96.1%  | 97.2%  | 1.52                              |
| MG3D              | 95.1%  | 94.5%  | 1.00                              |
| FLO52             | 91.5%  | 88.7%  | N/A                               |
| ARC3D             | 91.1%  | 92.0%  | 1.01                              |
| SPEC77            | 90.3%  | 90.4%  | 1.07                              |
| MDG               | 87.7%  | 94.2%  | 1.49                              |
| TRFD              | 69.8%  | 73.7%  | 1.67                              |
| DYFESM            | 68.8%  | 65.6%  | N/A                               |
| ADM               | 42.9%  | 59.6%  | 3.60                              |
| OCEAN             | 42.8%  | 91.2%  | 3.92                              |
| TRACK             | 14.4%  | 54.6%  | 2.52                              |
| SPICE             | 11.5%  | 79.9%  | 4.06                              |
| QCD               | 4.2%   | 75.1%  | 2.15                              |

**Figure G.14** Level of vectorization among the Perfect Club benchmarks when executed on the Cray Y-MP [Vajapeyam 1991]. The first column shows the vectorization level obtained with the compiler, while the second column shows the results after the codes have been hand-optimized by a team of Cray Research programmers. Speedup numbers are not available for FLO52 and DYFESM as the hand-optimized runs used larger data sets than the compiler-optimized runs.

| Processor        | Compiler             | Completely<br>vectorized | Partially<br>vectorized | Not<br>vectorized |
|------------------|----------------------|--------------------------|-------------------------|-------------------|
| CDC CYBER 205    | VAST-2 V2.21         | 62                       | 5                       | 33                |
| Convex C-series  | FC5.0                | 69                       | 5                       | 26                |
| Cray X-MP        | CFT77 V3.0           | 69                       | 3                       | 28                |
| Cray X-MP        | CFT V1.15            | 50                       | 1                       | 49                |
| Cray-2           | CFT2 V3.1a           | 27                       | 1                       | 72                |
| ETA-10           | FTN 77 V1.0          | 62                       | 7                       | 31                |
| Hitachi S810/820 | FORT77/HAP V20-2B    | 67                       | 4                       | 29                |
| IBM 3090/VF      | VS FORTRAN V2.4      | 52                       | 4                       | 44                |
| NEC SX/2         | FORTRAN77 / SX V.040 | 66                       | 5                       | 29                |

**Figure G.15** Result of applying vectorizing compilers to the 100 FORTRAN test kernels. For each processor we indicate how many loops were completely vectorized, partially vectorized, and unvectorized. These loops were collected by Callahan, Dongarra, and Levine [1988]. Two different compilers for the Cray X-MP show the large dependence on compiler technology.






# PERFORMANCE ANALYSIS OF VECTOR ARCHITECTURES



# Serial, Parallel and Pipelines






#### Generic Performance Formula

(R. Hockney & C. Jesshope 81)

 $t = r_{\infty}^{-1}(n + n_{1/2})$ 





N

Asymptotic Performance: Maximum rate of computation in floating point operations per second. Performance of the architecture with an infinite length vector

Half Performance Length: The vector length needed to achieve half of the peak performance

#### **Vector length**





# Serial Architecture

| Generic Formula: | $t = r_{\infty}^{-1}(n + n_{1/2})$                       |             | $ \bigoplus \begin{array}{c} 1 \\ 2 \\ 7 \\ 3 \\ 4 \\ 7 \end{array} $    |
|------------------|--|-------------|--|
| Parameters:      | $t_{serial} = l * \tau * n$ $r_{\infty}^{-1} = l * \tau$ |             | $ \bigoplus_{\substack{z_1\\x_2y_2\\\hline 1\\2\\7\\3\\7\\4\\z_2\\z_2} $ |
|                  | $n_{1/2} = 0$  | l<br>T<br>S | Number of stages<br>Time per stage<br>Start up time                      |





The number of elements that will

# **Pipeline Architecture**

Generic Formula: 
$$t = r_{\infty}^{-1}(n + n_{1/2})$$
  
Initial Penalty  
 $t_{pipeline} = \overline{\tau}(s + l) + (n - 1))$   
 $t_{pipeline} = \tau(n + s + l - 1)$   
Parameters:  $r_{\infty}^{-1} = \tau$   
 $n_{1/2} = s + l - 1$   
 $l$  Number of stages  
 $\tau$  Time per stage  
 $s$  Start up time






### Thus ...

- The Asymptotic Performance Parameter
  - It is primarily a characteristic of the computer technology used.
  - It is a scale factor applied to the performance of a particular computer architecture reflecting the technology in which particular implementation of that architecture is built.
- The N half Parameter
  - The amount of parallelism that is presented in a given architecture.
  - Determined by a combination of vector unit startup and vector unit latency





# The N Half Range




The relative performance of different algorithms on a computer is determined by the value of *N* half (matching problem parallelism with architecture parallelism)





## Vector Length v.s. Vector Performance







#### Calculation of $r_{\infty}$

$$t = r_{\infty}^{-1}(n + n_{1/2})$$

Measure t for two or more n values

| n  | t  |
|----|----|
| nO | tO |
| n1 | t1 |
|    |    |

Then, determine the slope of the line in the form of:  $r_{\infty}^{-1} = \frac{t1-t0}{n1-n0}$ 



Parameters of Several Parallel Architectures

| <u>Computer</u>         | <u>N half</u> | <u>R infinity</u> |
|-------------------------|---------------|-------------------|
| CRAY-1                  | 10-20         | 80                |
| BSP                     | 25-150        | 50                |
| 2-pipe CDC CYBER<br>205 | 100           | 100               |
| 1-pipe TIASC            | 30            | 12                |
| CDC STAR 100            | 150           | 25                |
| (64 x 64) ICL DAP       | 2048          | 16                |





### Another Example The Chaining Effect

Assume m vector operations unchained

$$t_{m} = \sum_{i=1}^{m} [s_{i} + l_{i} + (n-1)]\tau$$

$$t_{m} = \sum_{i=1}^{m} [(s_{i} + l_{i} - 1) + n]\tau$$
Thus
$$t = \frac{1}{m} t_{m}$$

$$t = \frac{1}{m} * \sum_{i=1}^{m} [(s_{i} + l_{i} - 1) + n]\tau$$
So
$$n_{\frac{1}{2}} = s + l - 1$$

$$r_{\infty}^{-1} = \tau$$

Assume that all **s**'s are the same. The same goes for the **l**'s





#### Another Example The Chaining Effect

Assume m vector operations chained

$$\begin{split} t_{m} &= [\sum_{i=1}^{m} (s_{i} + l_{i}) + (n-1)]\tau \\ t_{m} &= [m^{*}(s+l) - 1 + n]\tau \\ \text{Thus} & t &= \frac{1}{m} t_{m} \\ t &= \frac{1}{m} t_{m} \\ t &= \frac{1}{m} * [m^{*}(s+l) - 1 + n]\tau \\ \text{So} & n_{\frac{1}{2}} &= m(s+l) - 1 \\ r_{\infty}^{-1} &= \frac{\tau}{m} \end{split}$$





# Summary







#### <u>Unchained</u>

